FAIRCHILD

SEMICONDUCTOR

April 1986 Revised March 2000

DM74LS373 • DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74LS373 are transparent D-type latches meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up.

The eight flip-flops of the DM74LS374 are edge-triggered D-type flip flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.


Features

- Choice of 8 latches or 8 D-type flip-flops in a single package
- 3-STATE bus-driving outputs
- Full parallel-access for loading
- Buffered control inputs
- P-N-P inputs reduce D-C loading on data lines

Ordering Code:

Order Number	Package Number	Package Description
DM74LS373WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74LS373SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS373N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74LS374WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74LS374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
IDM29901NC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.





Output Control	Enable G	D	Output	Output Control	Clock	D	Output
L	Н	Н	Н	L	\uparrow	Н	Н
L	н	L	L	L	↑	L	L
L	L	х	Q ₀	L	L	х	Q ₀
Н	Х	Х	Z	Н	Х	Х	Z

H = HIGH Level (Steady State) L = LOW Level (Steady State) X = Don't Care Z = High Impedance State

 \uparrow = Transition from LOW-to-HIGH level Q_0 = The level of the output before steady-state input conditions were established.

Logic Diagrams





www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Operating Free Air Temperature Range	0°C to +70°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74LS373 Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{ОН}	HIGH Level Output Current				-2.6	mA
I _{OL}	LOW Level Output Current				24	mA
t _W	Pulse Width Enal	ble HIGH	15			ns
	(Note 3) Enal	ble LOW	15			115
t _{SU}	Data Setup Time (Note 2) (Note 3))	5↓			ns
t _H	Data Hold Time (Note 2) (Note 3)		20↓			ns
T _A	Free Air Operating Temperature		0		70	°C

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

DM74LS373 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.1		V
V _{OL}	LOW Level Output Voltage	$\begin{split} & V_{CC} = \text{Min, } I_{OL} = \text{Max} \\ & V_{IL} = \text{Max, } V_{IH} = \text{Min} \\ & I_{OL} = 12 \text{ mA, } V_{CC} = \text{Min} \end{split}$		0.35	0.5 0.4	V
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
IIH	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μA
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
I _{OZH}	Off-State Output Current with HIGH Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$			20	μΑ
I _{OZL}	Off-State Output Current with LOW Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$			-20	μΑ
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 5)	-50		-225	mA
Icc	Supply Current	V _{CC} = Max, OC = 4.5V, D _n , Enable = GND		24	40	mA

Note 4: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

				R _L =	667 Ω		1
Symbol	Parameter	From (Input)	C _L =	45 pF	C _L = 1	150 pF	Units
		To (Output)	Min	Max	Min	Max	t
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Data to Q		18		26	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Data to Q		18		27	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Enable to Q		30		38	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Enable to Q		30		36	ns
t _{PZH}	Output Enable Time to HIGH Level Output	Output Control to Any Q		28		36	ns
t _{PZL}	Output Enable Time to LOW Level Output	Output Control to Any Q		36		50	ns
t _{PHZ}	Output Disable Time from HIGH Level Output (Note 6)	Output Control to Any Q		20			ns
t _{PLZ}	Output Disable Time from LOW Level Output (Note 6)	Output Control to Any Q		25			ns

Note 6: $C_L = 5 \text{ pF}.$

DM74LS374 Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage		2			V
VIL	LOW Level Input Voltage				0.8	V
I _{OH}	HIGH Level Output Current				-2.6	mA
I _{OL}	LOW Level Output Current				24	mA
t _W	Pulse Width Clo	ock HIGH	15			
	(Note 8) Clo	ock LOW	15			ns
t _{SU}	Data Setup Time (Note 7) (Note 8)		20↑			ns
t _H	Data Hold Time (Note 7) (Note 8)		1↑			ns
T _A	Free Air Operating Temperature		0		70	°C

Note 7: The symbol (\uparrow) indicates the rising edge of the clock pulse is used for reference.

Note 8: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol	Parameter	Conditions	Min	Typ (Note 9)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.1		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	V
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	
1	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
н	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
IL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
OZH	Off-State Output Current with HIGH Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$			20	μΑ
l _{ozl}	Off-State Output Current with LOW Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$			-20	μΑ
OS	Short Circuit Output Current	V _{CC} = Max (Note 10)	-50		-225	mA
сс	Supply Current	$V_{CC} = Max, D_n = GND, OC = 4.5V$	1	27	45	mA

Note 9: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 10: Not more than one output should be shorted at a time, and the duration should not exceed one second.

DM74LS374 Switching Characteristics

at $V_{CC}=5V$ and $T_{A}=25^{\circ}C$

Symbol	Parameter	C _L =	C _L = 45 pF		C _L = 150 pF		
		Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency	35		20		MHz	
t _{PLH}	Propagation Delay Time		28		32	ns	
	LOW-to-HIGH Level Output		20			115	
t _{PHL}	Propagation Delay Time		28		38	ns	
	HIGH-to-LOW Level Output		20		30	115	
t _{PZH}	Output Enable Time		28		44	ns	
	to HIGH Level Output					115	
t _{PZL}	Output Enable Time		28		44	ns	
	to LOW Level Output		20		44	115	
t _{PHZ}	Output Disable Time		20			ns	
	from HIGH Level Output (Note 11)		20			115	
t _{PLZ}	Output Disable Time		25	25		ns	
	from LOW Level Output (Note 11)		20			115	

Note 11: C_L = 5 pF.

