

Absolute Maximum Ratings (Note)

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage | 7 V |
| Operating Free Air Temperature Range |  |
| DM74LS | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

| Symbol | Parameter | DM54LS181 |  | DM74LS181 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | 2 |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  | 0.7 |  |  | 0.8 | V |
| IOH | High Level Output Current |  | -0.4 |  |  | -0.4 | mA |
| lOL | Low Level Output Current |  | 4 |  |  | 8 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Free Air Operating Temperature | -55 | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions |  | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{Max} \end{aligned}$ | DM54 | 2.5 |  |  | V |
|  |  |  | DM74 | 2.7 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{Min} \end{aligned}$ | DM54 |  |  | 0.4 | V |
|  |  |  | DM74 |  | 0.35 | 0.5 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$ | DM74 |  | 0.25 | 0.4 |  |
| 1 | Input Current @ Max Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{I}}=7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I}}=10 \mathrm{~V}(\mathrm{DM} 54) \end{aligned}$ | M input <br> $\bar{A}_{n}, \bar{B}_{n}$ <br> $\mathrm{S}_{\mathrm{n}}$ <br> $\mathrm{C}_{\mathrm{n}}$ |  |  | $\begin{aligned} & 0.1 \\ & 0.3 \\ & 0.4 \\ & 0.5 \end{aligned}$ | mA |
| $\mathrm{IIH}^{\text {H }}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ | M input <br> $\bar{A}_{n}, \bar{B}_{n}$ <br> $\mathrm{S}_{\mathrm{n}}$ <br> $\mathrm{C}_{\mathrm{n}}$ |  |  | $\begin{gathered} 20 \\ 60 \\ 80 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ | M input $\bar{A}_{n}, \bar{B}_{n}$ <br> $\mathrm{S}_{\mathrm{n}}$ <br> $\mathrm{C}_{\mathrm{n}}$ |  |  | $\begin{aligned} & -0.4 \\ & -1.2 \\ & -1.6 \\ & -2.0 \end{aligned}$ | mA |
| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & (\text { Note 2) } \end{aligned}$ |  | -20 |  | -100 | mA |
| $I_{\text {cc }}$ | Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{~B}}_{\mathrm{n}}, \mathrm{C}_{\mathrm{n}}=\mathrm{GND} \\ & \mathrm{~S}_{\mathrm{n}}, \mathrm{M}, \overline{\mathrm{~A}}_{\mathrm{n}}=4.5 \mathrm{~V} \end{aligned}$ | DM54 |  |  | 35 | mA |
|  |  |  | DM74 |  |  | 37 |  |

Note 1: All typicals are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

## Switching Characteristics:

| Symbol | Parameter | Conditions | DM54/DM74LS$C_{L}=15 \mathrm{pF}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  |  | Min | Max |  |
| $\begin{aligned} & \text { tPLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | $\mathrm{M}=\mathrm{GND}$ |  | $\begin{aligned} & 27 \\ & 20 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\mathrm{C}_{\mathrm{n}}$ to $\bar{F}$ | $\mathrm{M}=\mathrm{GND}$ |  | $\begin{aligned} & 26 \\ & 20 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\overline{\mathrm{G}}$ (Sum) | $\begin{aligned} & \mathrm{M}, \mathrm{~S}_{1}, \mathrm{~S}_{2}=\mathrm{GND} ; \\ & \mathrm{S}_{1}, \mathrm{~S}_{3}=4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 29 \\ & 23 \end{aligned}$ | ns |
| tply <br> tpHL | Propagation Delay <br> $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\overline{\mathrm{G}}$ (Diff) | $\begin{aligned} & \mathrm{M}, \mathrm{~S}_{0}, \mathrm{~S}_{3}=\mathrm{GND} ; \\ & \mathrm{S}_{1}, \mathrm{~S}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 32 \\ & 26 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\overline{\mathrm{P}}$ (Sum) | $\begin{aligned} & \mathrm{M}, \mathrm{~S}_{1}, \mathrm{~S}_{2}=\mathrm{GND} ; \\ & \mathrm{S}_{0}, \mathrm{~S}_{3}=4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\overline{\mathrm{P}}$ (Diff) | $\begin{aligned} & \mathrm{M}, \mathrm{~S}_{0}, \mathrm{~S}_{3}=\mathrm{GND} ; \\ & \mathrm{S}_{1}, \mathrm{~S}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 33 \end{aligned}$ | ns |
| tplH <br> tpHL | Propagation Delay $\overline{\mathrm{A}}_{i}$ or $\overline{\mathrm{B}}_{\mathrm{i}}$ to $\overline{\mathrm{F}}_{\mathrm{i}}$ (Sum) | $\begin{aligned} & \mathrm{M}, \mathrm{~S}_{1}, \mathrm{~S}_{2}=\mathrm{GND} ; \\ & \mathrm{S}_{0}, \mathrm{~S}_{3}=4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 32 \\ & 25 \end{aligned}$ | ns |
| tply <br> tpHL | Propagation Delay <br> $\overline{\mathrm{A}}_{i}$ or $\overline{\mathrm{B}}_{\mathrm{i}}$ to $\overline{\mathrm{F}}_{\mathrm{i}}$ (Diff) | $\begin{aligned} & \mathrm{M}, \mathrm{~S}_{0}, \mathrm{~S}_{3}=\mathrm{GND} ; \\ & \mathrm{S}_{1}, \mathrm{~S}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 32 \\ & 33 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\overline{\mathrm{F}}$ (Logic) | $\mathrm{M}=4.5 \mathrm{~V}$ |  | $\begin{aligned} & 33 \\ & 29 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\mathrm{C}_{\mathrm{n}+4}$ (Sum) | $\begin{aligned} & \mathrm{M}, \mathrm{~S}_{1}, \mathrm{~S}_{2}=\mathrm{GND} ; \\ & \mathrm{S}_{0}, \mathrm{~S}_{3}=4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 38 \\ & 38 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\bar{A}$ or $\bar{B}$ to $\mathrm{C}_{\mathrm{n}+4}$ (Diff) | $\begin{aligned} & \mathrm{M}, \mathrm{~S}_{0}, \mathrm{~S}_{3}=\mathrm{GND} ; \\ & \mathrm{S}_{1}, \mathrm{~S}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 41 \\ & 41 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL }^{2} \end{aligned}$ | Propagation Delay $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\mathrm{A}=\mathrm{B}$ | $\begin{aligned} & \mathrm{M}, \mathrm{~S}_{0}, \mathrm{~S}_{3}=\mathrm{GND} ; \\ & \mathrm{S}_{1}, \mathrm{~S}_{2}=4.5 \mathrm{~V} ; \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } 5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 62 \end{aligned}$ | ns |

Sum Mode Test Table I Function Inputs $\mathrm{s} 0=\mathrm{s} 3=4.5 \mathrm{~V}, \mathrm{~s} 1=\mathrm{s} 2=\mathrm{M}=\mathrm{ov}$

| Symbol | Input <br> Under <br> Test | Other Input Same Bit |  | Other Data Inputs |  | Output <br> Under <br> Test |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Apply } \\ 4.5 \mathrm{~V} \end{gathered}$ | Apply GND | $\begin{gathered} \text { Apply } \\ 4.5 \mathrm{~V} \end{gathered}$ | Apply GND |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}$ | $\mathrm{C}_{\mathrm{n}}$ | $\bar{F}_{i}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}$ | $\mathrm{C}_{\mathrm{n}}$ | $\bar{F}_{i}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\mathrm{A}}$ | $\bar{B}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{P}}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\bar{B}$ | $\bar{A}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{P}}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\mathrm{A}}$ | None | $\bar{B}$ | $\begin{gathered} \text { Remaining } \\ \bar{B} \\ \hline \end{gathered}$ | Remaining $\overline{\mathrm{A}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{G}}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\mathrm{B}}$ | None | $\overline{\mathrm{A}}$ | Remaining $\bar{B}$ | Remaining $\bar{A}, C_{n}$ | $\overline{\mathrm{G}}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\mathrm{A}}$ | None | $\overline{\text { B }}$ | Remaining $\bar{B}$ | Remaining $\bar{A}, C_{n}$ | $\mathrm{C}_{\mathrm{n}+4}$ |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\mathrm{B}}$ | None | $\overline{\mathrm{A}}$ | Remaining $\bar{B}$ | Remaining $\bar{A}, C_{n}$ | $\mathrm{C}_{\mathrm{n}+4}$ |
| $\begin{aligned} & \text { tPLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\mathrm{C}_{n}$ | None | None | $\begin{aligned} & \text { All } \\ & \overline{\mathrm{A}} \end{aligned}$ | $\begin{aligned} & \text { All } \\ & \overline{\mathrm{B}} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { Any } \overline{\mathrm{F}} \\ \text { or } \mathrm{C}_{\mathrm{n}}+4 \end{gathered}$ |

Diff Mode Test Table II Function Inputs $\mathrm{s} 1=\mathrm{s} 2=4.5 \mathrm{v}, \mathrm{s} 0=\mathrm{s} 3=\mathrm{M}=0 \mathrm{~V}$

| Symbol | Input <br> Under <br> Test | Other Input Same Bit |  | Other Data Inputs |  | Output <br> Under <br> Test |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Apply 4.5V | Apply GND | Apply <br> 4.5V | Apply GND |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\mathrm{A}}$ | None | $\bar{B}$ | Remaining $\bar{A}$ | Remaining $\bar{B}, C_{n}$ | $\bar{F}_{i}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\bar{B}$ | $\overline{\mathrm{A}}$ | None | Remaining $\overline{\mathrm{A}}$ | Remaining $\bar{B}, C_{n}$ | $\bar{F}_{i}$ |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\mathrm{A}}$ | None | $\bar{B}$ | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{P}}$ |
| $\begin{aligned} & \text { tPLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\bar{B}$ | $\overline{\mathrm{A}}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{P}}$ |
| $t_{\text {PLH }}$ $\mathrm{t}_{\mathrm{PHL}}$ | $\overline{\mathrm{A}}$ | $\bar{B}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{G}}$ |
| tple <br> tpHL | $\bar{B}$ | None | $\bar{A}$ | None | Remaining <br> $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{G}}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\mathrm{A}}$ | None | $\bar{B}$ | $\begin{gathered} \text { Remaining } \\ \overline{\mathrm{A}} \\ \hline \end{gathered}$ | Remaining $\bar{B}, C_{n}$ | $A=B$ |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | $\bar{B}$ | $\overline{\mathrm{A}}$ | None | $\begin{gathered} \text { Remaining } \\ \overline{\mathrm{A}} \\ \hline \end{gathered}$ | $\begin{aligned} & \text { Remaining } \\ & \overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}} \\ & \hline \end{aligned}$ | $A=B$ |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\mathrm{A}}$ | $\overline{\text { B }}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $C_{n+4}$ |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\text { B }}$ | None | $\overline{\mathrm{A}}$ | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\mathrm{C}_{\mathrm{n}+4}$ |
| $t_{\text {PLH }}$ $\mathrm{t}_{\mathrm{PHL}}$ | $\mathrm{C}_{n}$ | None | None | All <br> $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}$ | None | $\mathrm{C}_{\mathrm{n}+4}$ |


| Logic Mode Test Table III |  |  | II Function Inputs $\mathrm{S} 1=\mathrm{S} 2=\mathrm{M}=4.5 \mathrm{~V}, \mathrm{~S} 0=\mathrm{S} 3=0 \mathrm{~V}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Input Under Test | Other Input Same Bit |  | Other Data Inputs |  | Output Under Test |
|  |  | Apply 4.5V | Apply GND | Apply 4.5V | Apply GND |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\overline{\mathrm{A}}$ | $\bar{B}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | Any $\overline{\mathrm{F}}$ |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | $\bar{B}$ | $\bar{A}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | Any $\bar{F}$ |

## Functional Description

The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0-S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations
When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the $\mathrm{C}_{\mathrm{n}}+4$ output, or for carry lookahead between packages using the signals $\overline{\mathrm{P}}$ (Carry Propagate) and $\bar{G}$ (Carry Generate). In the ADD mode, $\bar{P}$ indicates that $\bar{F}$ is 15 or more, while $\bar{G}$ indicates that $\bar{F}$ is 16 or more. In the SUBTRACT mode, $\overline{\mathrm{P}}$ indicates that $\bar{F}$ is zero or less, while $\bar{G}$ indicates that $\bar{F}$ is less than zero. $\overline{\mathrm{P}}$ and $\overline{\mathrm{G}}$ are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output ( $C_{n+4}$ ) signal to the Carry input $\left(\mathrm{C}_{n}\right)$ of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead pack-
age is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.
The A = B output from the device goes HIGH when all four $\overline{\mathrm{F}}$ outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The $\mathrm{A}=\mathrm{B}$ output is open-collector and can be wired-AND with other $\mathrm{A}=\mathrm{B}$ outputs to give a comparison for more than four bits. The $A=B$ signal can also be used with the $C_{n+4}$ signal to indicate $A>B$ and $A<B$.
The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus $B$ minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

| Function Table |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode Select Inputs |  |  |  | Active LOW Operands \& $\mathrm{F}_{\mathrm{n}}$ Outputs |  | Active HIGH Operands \& $\mathrm{F}_{\mathrm{n}}$ Outputs |  |
| S3 | S2 | S1 | S0 | Logic $(M=H)$ | Arithmetic* $(M=L)\left(C_{n}=L\right)$ | Logic $(M=H)$ | Arithmetic $(M=L)\left(C_{n}=H\right)$ |
| L | L | L | L | $\overline{\mathrm{A}}$ | A minus 1 | $\overline{\mathrm{A}}$ | A |
| L | L | L | H | $\overline{\mathrm{AB}}$ | $A B$ minus 1 | $\overline{A+B}$ | $A+B$ |
| L | L | H | L | $\overline{A+B}$ | $A \bar{B}$ minus 1 | $\overline{\mathrm{A}}$ B | $A+\bar{B}$ |
| L | L | H | H | Logic 1 | minus 1 | Logic 0 | minus 1 |
| L | H | L | L | $\overline{A+B}$ | A plus $(A+\bar{B})$ | $\overline{\mathrm{AB}}$ | A plus $A \bar{B}$ |
| L | H | L | H | $\overline{\mathrm{B}}$ | $A B$ plus $(A+\bar{B})$ | $\overline{\mathrm{B}}$ | $(A+B)$ plus $A \bar{B}$ |
| L | H | H | L | $\overline{A \oplus B}$ | $A$ minus $B$ minus 1 | $A \oplus B$ | A minus $B$ minus 1 |
| L | H | H | H | $\mathrm{A}+\overline{\mathrm{B}}$ | $\mathrm{A}+\overline{\mathrm{B}}$ | $A \bar{B}$ | $A B$ minus 1 |
| H | L | L | L | $\overline{\mathrm{A}}$ B | A plus ( $A+B$ ) | $\overline{\mathrm{A}}+\mathrm{B}$ | A plus $A B$ |
| H | L | L | H | $A \oplus B$ | A plus B | $\bar{A} \oplus B$ | A plus B |
| H | L | H | L | B | $A \bar{B}$ plus $(A+B)$ | B | $(\mathrm{A}+\overline{\mathrm{B}})$ plus AB |
| H | L | H | H | $A+B$ | $A+B$ | $A B$ | $A B$ minus 1 |
| H | H | L | L | Logic 0 | A plus $\mathrm{A}^{*}$ | Logic 1 | A plus $\mathrm{A}^{*}$ |
| H | H | L | H | $A \bar{B}$ | $A B$ plus $A$ | $\mathrm{A}+\overline{\mathrm{B}}$ | $(A+B)$ plus $A$ |
| H | H | H | L | AB | $A \bar{B}$ minus $A$ | $A+B$ | $(\mathrm{A}+\overline{\mathrm{B}})$ plus A |
| H | H | H | H | A | A | A | A minus 1 |

## Logic Symbols



## Logic Diagram





Physical Dimensions inches (millimeters) (Continued)


## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation <br> 1111 West Bardin Road <br> Arlington, TX 76017 <br> Tel: 1(800) 272-9959 <br> Fax: 1(800) 737-7018 | National Semiconductor <br> Europe <br> Fax: (+49) 0-180-530 8586 <br> Email: cnjwge@tevm2.nsc.com <br> Deutsch Tel: (+49) 0-180-530 8585 <br> English Tel: (+49) 0-180-532 7832 <br> Français Tel: $(+49)$ 0-180-532 9358 <br> Italiano Tel: (+49) 0-180-534 1680 | National Semiconductor Hong Kong Ltd. <br> 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong <br> Tel: (852) 2737-1600 <br> Fax: (852) 2736-9960 | National Semiconductor Japan Ltd. <br> Tel: 81-043-299-2309 <br> Fax: 81-043-299-2408 |
| :---: | :---: | :---: | :---: |

